This course explores the principles of processor design using the RISC-V instruction set architecture, an open and customizable standard driving innovation in modern computing. It covers the fundamentals of processor design, including a basic pipelined implementation of RISC-V. Students will learn performance enhancement techniques such as cache optimization, instruction-level parallelism, and data-level parallelism. Students will build a strong foundation in processor design and performance optimization for diverse real-world applications